Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1238 Discussions

DE0-Nano-SoC Pin Location

Altera_Forum
Honored Contributor II
‎03-07-2016 02:06 AM
3,393 Views

Pin Information Setting 

 

 

where is the full list???????http://www.alteraforum.com/forum/attachment.php?attachmentid=11943&stc=1  

Preview file
148 KB
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎03-09-2016 09:48 AM
2,227 Views

you can find the pin assignment at the following link https://www.altera.com/support/training/university/boards.html#de0-nano-soc

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-07-2016 05:08 AM
2,227 Views

You can also use the De0-Nano-SoC System Builder tool - it will create a qpf file, with all the assignments that you select (LED, HPS, Buttons, etc)

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.