- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am trying to write data in MAX10 fpga (RAM) through controller.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello there ,
Apologize for delay in response ,
I agree with your concern and I tried to look at I didnt find the twc value mentioned in the datsheet or userguide.
but can we do the design and using the time quest do the timing analysis to make latch flop at the memory match clock is given.
Also would it possible to do the gate level simulation to see the timing and any data contention ?
Thank you ,
Regards,
Sree
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Sree,
Thank you for response. No problem, I would find out twc with simulation.
Suggestion - It would be good if it is includes in datsheet or userguide.
Thank you🙂
Regards,
Subodh
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Sudodh ,
Sure ..I will let the internal team know about this and make sure we are not missing anything.
Thank you again for understanding the situation :)
Regards,
Sree
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page