Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
1171 Discussions

I am having problems using a simulation clock in my testbenches.

CGood8
Beginner
459 Views

The .sv files compile in ModelSim but they do not compile in quartus prime.I have uploaded the tesbench in question in a .txt file and the error codes in produces in a separate .txt file

0 Kudos
1 Reply
RichardTanSY_Intel
249 Views

You may want to write the clocking block as

 

default clocking cb @(posedge Clock);

 

in line 43. I hope it helps.

0 Kudos
Reply