Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
1175 Discussions

Memory Blocks

Altera_Forum
Honored Contributor II
‎11-09-2010 12:12 AM
1,028 Views

Hello Everyone, 

 

I created a RAM (Port 1 memory) using MegaWizard. Afterwards, I instantiated that module into a new verilog file. 

 

I have been asked to use toggle switches SW(7-0) to input a byte of data into RAM location identified by a 5-bit address specified with toggle switches SW (15-11). Use SW17 as write signal and use KEY0 as clock input.  

 

I am also supposed to display address value, data being input to memory and data being read out of the memory on 7-segment display <-- this part I dont know how to do. 

 

Please help
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎11-09-2010 06:11 AM
312 Views

Port out address bus and input them to a seven segment decoder. The output of seven segment decoder can display memory addresses as HEX digital on seven segment display. 

 

You can apply the same configuration to memory inputs and outputs.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-16-2010 03:57 AM
312 Views

sorry, I need 4 posts

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.