Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Beginner
239 Views

Time voilate with GPIO/DDIO in Arria 10

I have 8 groups 64 lines LVDS input, and 3 group of them received with GPIO, 5 group received with SERDES IP, but setup and hold time is not satisfyied

0 Kudos
7 Replies
Highlighted
Beginner
171 Views

Help

0 Kudos
Highlighted
Employee
171 Views

Hi lijian50,

 

Please allow me some time to look into it.

I'm downloaded and compiled your design.

 

Thanks

0 Kudos
Highlighted
Employee
171 Views

Hi ljian50,

 

When you say "setup and hold time is not satisfied", can you elaborate more?

How much you get for setup and hold time?

 

Thanks

0 Kudos
Highlighted
Beginner
171 Views

This is one time run result. I use PLL phase in SDC file to adjust the timing result, but never succed. Hold time even is larger than 3.571ns(280MHz). I don't know how to satisfy the timing . Is there anything else i forget to do with my SDC file?timing_result.png

0 Kudos
Highlighted
Beginner
171 Views

If DDIO sample with the input clock from pin, and I change the data time delay from pin to DDIO input use INPUT_DELAY_CHAIN in .QSF file, hold time is never satisfied. The result is belowclk_pin_timing.png

0 Kudos
Highlighted
New Contributor I
171 Views

@ShafiqY_Intel​ 

Hi ,I am a colleague of ljian50, pls see AFE5809 datasheet section 7.10 and 8.3.8 for LVDS time requirements. (https://www.ti.com.cn/lit/ds/symlink/afe5809.pdf?ts=1591957198622&ref_url=https%253A%252F%252Fwww.ti...

We heard that A10 IC have some problem related to silicon and can not close the timing for DDIO, but not sure if this is true.

@KhaiY_Intel​ I noticed you answered on a similar question some months ago, would you pls also help take a look on this question? Thanks!

https://forums.intel.com/s/question/0D50P00004Q8inFSAR/using-ddioin-to-read-adc-data-and-timing-anal...

0 Kudos
Highlighted
Beginner
171 Views

Hello

0 Kudos