Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17249 ディスカッション

2 FFs synchronizer constraint

Altera_Forum
名誉コントリビューター II
1,419件の閲覧回数

Hi, 

I am using a 2 FFs synchronizer in my design, and it requires a constraint that tells quartus to place the 2 FFs as close as possible to each other. 

how do i set this constraint? is it in the sdc file? what is the syntax? 

 

Thanks. 

 

G.
0 件の賞賛
3 返答(返信)
Altera_Forum
名誉コントリビューター II
638件の閲覧回数

set_max_delay -from FF1 -to FF2 1.0 

That puts a 1ns constraint on it. That's quick and easy. Note that TQ has metastability analysis tools, whereby you can get it to recognize synchronizers. The fitter then automatically puts them close together, and will calculate an MTBF for each synchronizer and the whole design. This takes more work though, which is why most people do the first.
Altera_Forum
名誉コントリビューター II
638件の閲覧回数

how do i set the TQ to recognize synchronizers? i didn't find it.

Altera_Forum
名誉コントリビューター II
638件の閲覧回数

Search on metastability and it should come up: 

http://www.altera.com/literature/hb/qts/qts_qii51018.pdf
返信