Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

AHDL Quartus !

Altera_Forum
Honored Contributor II
1,624 Views

Hi, 

Any one has an idea how can I include "copy" my own library in quartus II 9.1 ! I need to use AHDL to simulate my design but i need to include my own library. 

thanks
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
911 Views

you need to add your library to the file list (project -> Add / remove files in project)

0 Kudos
Altera_Forum
Honored Contributor II
911 Views

Thanks. I did it gave me this error.  

 

Error: Text Design File syntax error: Text Design File contains '`' where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected 

 

googling the error it says i should remove inst.tdf files. after I did that it gave me this error.  

 

Error: Top-level design entity is undefined 

 

any idea ?!
0 Kudos
Altera_Forum
Honored Contributor II
911 Views

any reason you have to use AHDL?

0 Kudos
Altera_Forum
Honored Contributor II
911 Views

 

--- Quote Start ---  

 

Error: Text Design File syntax error: Text Design File contains '`' where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected 

 

--- Quote End ---  

 

 

Quick guess: The '`' symbol is the wrong type of ' or ´ or `. My keyboard has these 3 which look the same but are not the same. I forgot which one is the right. Do eiher a copy paste from some code which works or trial and error.
0 Kudos
Reply