Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17249 Discussions

Board Trace Model and Advanced I/O Timing

Altera_Forum
Honored Contributor II
‎11-11-2014 10:01 PM
979 Views

Does the board trace model affect I/O timing during compilation or is it just used for post-compile analysis (TimeQuest and SSN Analyzer)? I can't seem to find a clear answer to that question anywhere in the docs. 

 

Thanks, 

Bob
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.