Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17247 Discussions

Cannot find what does it mean $ and #

Altera_Forum
Honored Contributor II
1,566 Views

Hello! Please explain me what does mean operators $ and# in a such string: 

aneb_result_wire[] = ((data_wire[0..0] $ data_wire[1..1])# (data_wire[2..2] $ data_wire[3..3])); 

 

I have been seeking in all sources and nowhere found answer. 

Thank you.
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
659 Views

This isnt VHDL. what language are you refering to.

0 Kudos
Altera_Forum
Honored Contributor II
659 Views

 

--- Quote Start ---  

This isnt VHDL. what language are you refering to. 

--- Quote End ---  

 

 

Really??? I carefully looked on project and noticed, that some modules (and this one ) pointed as AHDL. I am beginner and didn't give heed to this. 

 

Thank you. And excuse me for my unvigilance.
0 Kudos
Altera_Forum
Honored Contributor II
659 Views

The $ is an exclusive or operator where the # is the 'normal' or operator, at least that is what they are in AHDL. 

For completeness: & is the and operator and ! is the not operator.
0 Kudos
Altera_Forum
Honored Contributor II
659 Views

The code you posted is AHDL. Who told you it was VHDL?

0 Kudos
Altera_Forum
Honored Contributor II
659 Views

 

--- Quote Start ---  

The $ is an exclusive or operator where the # is the 'normal' or operator, at least that is what they are in AHDL. 

For completeness: & is the and operator and ! is the not operator. 

--- Quote End ---  

 

 

Thank you !!!
0 Kudos
Reply