Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Component instance "i1 : counter_fifo" is not bound. who can give me a hand?

Altera_Forum
Honored Contributor II
2,295 Views

who can help me solve this problem?

0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
544 Views

Your title is not the error shown in the picture. And the error doesnt match the other pictures.

0 Kudos
Altera_Forum
Honored Contributor II
544 Views

sorry, i missing error,i overwrite,could you help me?

0 Kudos
Altera_Forum
Honored Contributor II
544 Views

i have overwrited error 

--- Quote Start ---  

Your title is not the error shown in the picture. And the error doesnt match the other pictures. 

--- Quote End ---  

0 Kudos
Altera_Forum
Honored Contributor II
544 Views

I dont know what counter_fifo is - its not in the diagram. But this error usually occurs when the source code hasnt been compiled

0 Kudos
Altera_Forum
Honored Contributor II
544 Views

I just call the two modules, then thread them link simulation.How do you call the module of the simulation 

--- Quote Start ---  

I dont know what counter_fifo is - its not in the diagram. But this error usually occurs when the source code hasnt been compiled 

--- Quote End ---  

0 Kudos
Reply