Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Custom type simulation

Altera_Forum
Honored Contributor II
1,298 Views

Hi, 

in my VHDL design I have custom type: 

 

type T_STATE is (STOPPED, STARTED, RUNNING); 

signal state: T_STATE; 

 

In Simulation Waveform editor I want to see value of state signal so I go to Insert Node or Bus and I add state signal so it appears in the left column of Simulation Waveform Editor. I run simulation, however the value of state signal is always u (undefined probably). I'm sure state has always some value (STOPPED or STARTED or RUNNING). Can you please help how to display value of custom type in Simulation waveform editor?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
110 Views

If you use the Quartus simulator, it simulates the netlist, so it will not use your custom type. You will need to use an RTL simulator, like modelsim, to be able to see your custom type.

Altera_Forum
Honored Contributor II
110 Views

Thank you!

Reply