Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
1,232 Views

Custom type simulation

Hi, 

in my VHDL design I have custom type: 

 

type T_STATE is (STOPPED, STARTED, RUNNING); 

signal state: T_STATE; 

 

In Simulation Waveform editor I want to see value of state signal so I go to Insert Node or Bus and I add state signal so it appears in the left column of Simulation Waveform Editor. I run simulation, however the value of state signal is always u (undefined probably). I'm sure state has always some value (STOPPED or STARTED or RUNNING). Can you please help how to display value of custom type in Simulation waveform editor?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor I
44 Views

If you use the Quartus simulator, it simulates the netlist, so it will not use your custom type. You will need to use an RTL simulator, like modelsim, to be able to see your custom type.

Altera_Forum
Honored Contributor I
44 Views

Thank you!

Reply