Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14961 Discussions

Does quartus_map not use timing constraints

OCn
Novice
193 Views

After studying "TimeQuest Timing Analyzer Quick Start Tutorial" (Document Version: 1.1, Dec. 2009 ), I found that timing constraints seem not applicable to the analysis & synthesis tool quartus_map. Timing constraints are only considered by place & rout tool quartus_fit.

Am I correct?

I'm curious about this because timing constraints is necessary for ASIC synthesis, as they instruct synthesizer how to generate a netlist that meets user's timing requirement. Does quartus_map really NOT use timing constraints??

0 Kudos
1 Solution
KhaiChein_Y_Intel
168 Views

Hi Oliver,


Unfortunately, there is no document available about this.


Thanks

Best regards,

KhaiY


View solution in original post

6 Replies
KhaiChein_Y_Intel
186 Views

Hi,


Quartus synthesis does using the timing constraint in the compilation.


Thanks

Best regards,

Khai Chein


OCn
Novice
177 Views

Hi Khai Chein,

Thanks for your prompt reply and confirmation.

Then, is there any document/tutorial that describes how to instruct Quartus II's synthesis tool to use timing constraints while it is doing synthesis?

Regards,

Oliver

KhaiChein_Y_Intel
169 Views

Hi Oliver,


Unfortunately, there is no document available about this.


Thanks

Best regards,

KhaiY


View solution in original post

OCn
Novice
163 Views

Hi KhaiY,

OK, I see.

Thanks, anyway!

Regards,

Oliver

sstrell
Honored Contributor III
155 Views

A document from 2009 is not going to describe this since synthesis support for .sdc was added later.

You don't need to do anything for this to work.  It is just part of the compiler now.  As long as you've added a .sdc file to the project (Assignments menu -> Settings -> Timing Analyzer), you're good to go.

 

OCn
Novice
150 Views

Hi sstrell,

OK, I understand.

Your reply does solve my problem.

Thank you for your kind help!

Regards,

Oliver

Reply