Generating netlist for formal verification

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Generating netlist for formal verification

1,151 Views

I'm trying to generate a netlist for formal verification and not having much success.

Has anyone succeeded in compiling with a formal verification netlist selected?

Or given it up for dead?

If you succeeded, did you choose the conformal or the custom option?

Can you share the settings that worked?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.