- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
module dfftest(
input wire in1;
input wire in2;
output wire out1;
wire SYNTHESIZED_WIRE_7;
wire SYNTHESIZED_WIRE_8;
wire SYNTHESIZED_WIRE_4;
assign SYNTHESIZED_WIRE_7 = 1;
assign SYNTHESIZED_WIRE_8 = 1;
dff2_0 b2v_inst(
.CLK(in2),
.D(in1),
.PRN(SYNTHESIZED_WIRE_7),
.CLRN(SYNTHESIZED_WIRE_7),
.Q(SYNTHESIZED_WIRE_4)
);
jkff2_1 b2v_inst2(
.K(SYNTHESIZED_WIRE_8),
.CLRN(SYNTHESIZED_WIRE_8),
.CLK(SYNTHESIZED_WIRE_4),
.PRN(SYNTHESIZED_WIRE_8),
.J(SYNTHESIZED_WIRE_8),
.Q(out1));
endmodule
module dff2_0(CLK,D,PRN,CLRN,Q);
/* synthesis black_box */
input CLK;
input D;
input PRN;
input CLRN;
output Q;
endmodule
module jkff2_1(K,CLRN,CLK,PRN,J,Q);
/* synthesis black_box */
input K;
input CLRN;
input CLK;
input PRN;
input J;
output Q;
endmodule
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'm not sure what you're trying to do here. There's no functional logic in this design. What error(s) are you getting and what are you expecting?
#iwork4intel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hello.
d flipflop test result
It works normally with block diagram.
It does not work as a verilog-hdl file. d f / f is maxplus dff2.
sofware is quatus prime 19.1 and verilog is an auto-converted file.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Bongjo,
May I know following info:
- What type of Quartus Prime you are suing? Pro,Std,Lite?
- What kind of error(s) you get and expectation for your design? Is is fail to compile or cannot simulate etc
Thanks,
Regards
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi.
Type is Lite Quartus Prime
If there is a verilog file, there is no error. D FlipFlop JK There is no output from FlipFlop.
If you simulate using dff2 and jkff2 of MaxplusII Lib, the output does not appear.
All other logics of MAXV 5M570 operate normally, but only Dff2 jkff2 of MAXPLUSII does not operate normally.
I think this is a bug from Quartus Compiler.
thanks you.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Bongjo,
Could you provide the design file and let me replicate the issue on my side first. Attach the file here in zip file.
Thanks,
Regards
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This is zip project file, please check.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page