Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15539 Discussions

Help. I don't know where it goes wrong and doesn't work. Simulation does not work.

bhong1
Beginner
277 Views

module dfftest(

 

 

 

 

input wire in1;

input wire in2;

output wire out1;

wire SYNTHESIZED_WIRE_7;

wire SYNTHESIZED_WIRE_8;

wire SYNTHESIZED_WIRE_4;

assign SYNTHESIZED_WIRE_7 = 1;

assign SYNTHESIZED_WIRE_8 = 1;

 

dff2_0 b2v_inst(

 .CLK(in2),

 .D(in1),

 .PRN(SYNTHESIZED_WIRE_7),

 .CLRN(SYNTHESIZED_WIRE_7),

 .Q(SYNTHESIZED_WIRE_4)

 );

 

jkff2_1 b2v_inst2(

 .K(SYNTHESIZED_WIRE_8),

 .CLRN(SYNTHESIZED_WIRE_8),

 .CLK(SYNTHESIZED_WIRE_4),

 .PRN(SYNTHESIZED_WIRE_8),

 .J(SYNTHESIZED_WIRE_8),

 

 .Q(out1));

 

endmodule

module dff2_0(CLK,D,PRN,CLRN,Q);

/* synthesis black_box */

input CLK;

input D;

input PRN;

input CLRN;

output Q;

endmodule

module jkff2_1(K,CLRN,CLK,PRN,J,Q);

/* synthesis black_box */

input K;

input CLRN;

input CLK;

input PRN;

input J;

output Q;

endmodule​

0 Kudos
7 Replies
sstrell
Honored Contributor III
139 Views

I'm not sure what you're trying to do here. There's no functional logic in this design. What error(s) are you getting and what are you expecting?

 

#iwork4intel

bhong1
Beginner
139 Views

​hello.

d flipflop test result

It works normally with block diagram.

It does not work as a verilog-hdl file. d f / f is maxplus dff2.

sofware is quatus prime 19.1 and verilog  is an auto-converted file.

 

SyafieqS
Moderator
139 Views

Hi Bongjo,

 

May I know following info:

 

  1. What type of Quartus Prime you are suing? Pro,Std,Lite?
  2. What kind of error(s) you get and expectation for your design? Is is fail to compile or cannot simulate etc

 

Thanks,

Regards

bhong1
Beginner
139 Views

​Hi.

Type is Lite Quartus Prime

 

If there is a verilog file, there is no error. D FlipFlop JK There is no output from FlipFlop.

 If you simulate using dff2 and jkff2 of MaxplusII Lib, the output does not appear.

All other logics of MAXV 5M570 operate normally, but only Dff2 jkff2 of MAXPLUSII does not operate normally.

I think this is a bug from Quartus Compiler.

thanks you.

 

 

 

 

 

 

 

SyafieqS
Moderator
139 Views

Hi Bongjo,

 

Could you provide the design file and let me replicate the issue on my side first. Attach the file here in zip file.

 

Thanks,

Regards

bhong1
Beginner
139 Views
Hello I attached Project Files. Thanks
bhong1
Beginner
139 Views

This is zip project file, please  check.​

Reply