Hi, Have been able to add the qsys ADC module to the project but on final compilation the flow summary reports 0/1 ADC blocks in use even after I have selected all ports ANA1IN1 to ADC1IN8 in the qsys window.

[AKohl3]

 From what i can tell the ADC module only needs a command to select which port to sample so how do i make pin assignments to confirm the ADC in use!  

[AKohl3]

Hi,

Looking forward to your reply!

Avdit

[SreekumarR_G_Intel]

can I know did you get a chance to figure it the issue ? if you still facing the issue kindly let me know ?

Thank you,

Regards,

Sree

[SreekumarR_G_Intel]

sorry , didnt see your updated post ; Can I know you still facing the issue ?

Thank you ,

Regards,

Sree

[AKohl3]

Yes Sree, I am still facing the same issue besides I have attached all files you requested in the past. Can you please provide an solution to the above attached project file as soon as possible?

[SreekumarR_G_Intel]

sorry, i didnt noticed your reply , can i know is that issue resolved ? kindly let me know if you looking for my design files still.

Apologize my delay in response.

[SreekumarR_G_Intel]

Hello , I thought i attached the file to you , Sorry looks i missed out, Can i know you still facing the same issue ? if yes , i will look at again .

[AKohl3]

Hi,

I am still facing the same problem. I have been able to check the ADC input if I invoke the Jtag avalon adapter but if I use just the ADC control core the response data is stuck at zero. In the attached project I am trying a simple led blink check using the output of the ADC module. I would really appreciate a prompt reply.

[SreekumarR_G_Intel · Accepted solution]

Hello there ,

Here attached the screen shot and the modfied design file with ADC block utilization mentioned in the compliation report.

As of understood from the design you provided , quartus is optimizing the ADC block since it is no where used in the design.

In the modified design i instantiated the ADC input and clock as Input port which restrict the quartus to optimize the same.

Hope helps ,

Thank you ,

Regards,

Sree

[SreekumarR_G_Intel]

hello ,

sorry , I completed missed that your case here.

can you let me know you still facing the same issue , if yes I can attach the design which another customer posted the same in fourm.

Thank you ,

Regards,

Sree