Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17257 ディスカッション

How to not assign outputs to any pins and avoid being optimized out

Altera_Forum
名誉コントリビューター II
1,474件の閲覧回数

Hello, 

Is it a must to assign outputs of circuit to pins in FPGA? I have a ASIC design of an AES cipher that I want to test on FPGA, but I don't really want to connect the outputs of the circuit to any pin, is this possible cause I am afraid that Quartus will optimize the circuit out. 

Thank you
0 件の賞賛
2 返答(返信)
Altera_Forum
名誉コントリビューター II
571件の閲覧回数

Hi,  

 

use Assingment Editor and assign them as a virtual pin.
Altera_Forum
名誉コントリビューター II
571件の閲覧回数

How do you intend to test your design on an FPGA if you don't assign the outputs to anything? 

Quartus will only remove bits of the circuit which will have no affect (e.g. unconnected outputs).
返信