Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15469 Discussions

How to not assign outputs to any pins and avoid being optimized out

Altera_Forum
Honored Contributor II
986 Views

Hello, 

Is it a must to assign outputs of circuit to pins in FPGA? I have a ASIC design of an AES cipher that I want to test on FPGA, but I don't really want to connect the outputs of the circuit to any pin, is this possible cause I am afraid that Quartus will optimize the circuit out. 

Thank you
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
83 Views

Hi,  

 

use Assingment Editor and assign them as a virtual pin.
Altera_Forum
Honored Contributor II
83 Views

How do you intend to test your design on an FPGA if you don't assign the outputs to anything? 

Quartus will only remove bits of the circuit which will have no affect (e.g. unconnected outputs).
Reply