Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 討論

How to rectify This error?

Anonymous
不適用
2,013 檢視

I am designing 4-bit comparator using 2-bit comparator and made a circuit .

After running RTL stimulation Error occurs.

I don't know why this error occurs as most of the output is correct but few are wrong.

I attached the screenshot of 2-bit comparator  code and the circuit diagram of 4-bit if you find something wrong then please guide me regarding that issue.

0 積分
4 回應
sstrell
榮譽貢獻者 III
2,004 檢視

You have a typo in your equals logic for the 2-bit comparator.  The first term is using ~A1 when it should be ~B1.

Anonymous
不適用
1,994 檢視
Can you please rephrase and explain what you said?
sstrell
榮譽貢獻者 III
1,991 檢視

Not sure how to rephrase it any clearer.  Your Equal logic assignment should be:

assign Equal = (~A1)&(~A0)&(~B1)&(~B0)....etc.

Anonymous
不適用
1,962 檢視

I made correction in code as you said and now more output are correct but 2-3 are wrong still.

Please Guide me.

回覆