Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16594 Discussions

Macro not being passed to Modelsim

RandyR
New Contributor I
‎10-16-2020 02:51 PM
546 Views

I am using Quartus Standard 20.1 and Modelsim Intel FPGA edition.  

My design has a header file with parameters that use `ifdef to select video parameters for different resolutions.  I also use the same macro to select the correct PLL during compilation.

The design builds properly in Quartus.  However, when I try to simulate in Modelsim, Modelsim always sees the macro as undefined.

set_global_assignment -name VERILOG_MACRO "highres=1" is in my .qsf file.  When I look at the generated .do file from NativeLink, there is no reference to the macro.

What is required to see that the macro is passed to Modelsim?

Thanks in advance, Randy

0 Kudos

Link Copied

1 Reply
RichardTanSY_Intel
Employee
‎10-21-2020 07:51 PM
523 Views

Hi, I found similar case to your question. Could you try the solution provided in the case?
Let me know if this helps. 

https://community.intel.com/t5/Intel-Quartus-Prime-Software/How-to-use-MACRO-on-altera-modelsim/td-p/262672

 

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.