Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14947 Discussions

How to rectify This error?

Anonymous
Not applicable
229 Views

I am designing 4-bit comparator using 2-bit comparator and made a circuit .

After running RTL stimulation Error occurs.

I don't know why this error occurs as most of the output is correct but few are wrong.

I attached the screenshot of 2-bit comparator  code and the circuit diagram of 4-bit if you find something wrong then please guide me regarding that issue.

0 Kudos
4 Replies
sstrell
Honored Contributor II
220 Views

You have a typo in your equals logic for the 2-bit comparator.  The first term is using ~A1 when it should be ~B1.

Anonymous
Not applicable
210 Views
Can you please rephrase and explain what you said?
sstrell
Honored Contributor II
207 Views

Not sure how to rephrase it any clearer.  Your Equal logic assignment should be:

assign Equal = (~A1)&(~A0)&(~B1)&(~B0)....etc.

Anonymous
Not applicable
178 Views

I made correction in code as you said and now more output are correct but 2-3 are wrong still.

Please Guide me.

Reply