Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

How to rectify This error?

Anonymous
不适用
1,815 次查看

I am designing 4-bit comparator using 2-bit comparator and made a circuit .

After running RTL stimulation Error occurs.

I don't know why this error occurs as most of the output is correct but few are wrong.

I attached the screenshot of 2-bit comparator  code and the circuit diagram of 4-bit if you find something wrong then please guide me regarding that issue.

0 项奖励
4 回复数
sstrell
名誉分销商 III
1,806 次查看

You have a typo in your equals logic for the 2-bit comparator.  The first term is using ~A1 when it should be ~B1.

0 项奖励
Anonymous
不适用
1,796 次查看
Can you please rephrase and explain what you said?
0 项奖励
sstrell
名誉分销商 III
1,793 次查看

Not sure how to rephrase it any clearer.  Your Equal logic assignment should be:

assign Equal = (~A1)&(~A0)&(~B1)&(~B0)....etc.

0 项奖励
Anonymous
不适用
1,764 次查看

I made correction in code as you said and now more output are correct but 2-3 are wrong still.

Please Guide me.

0 项奖励
回复