Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

How to rectify This error?

Anonymous
Not applicable
1,811 Views

I am designing 4-bit comparator using 2-bit comparator and made a circuit .

After running RTL stimulation Error occurs.

I don't know why this error occurs as most of the output is correct but few are wrong.

I attached the screenshot of 2-bit comparator  code and the circuit diagram of 4-bit if you find something wrong then please guide me regarding that issue.

0 Kudos
4 Replies
sstrell
Honored Contributor III
1,802 Views

You have a typo in your equals logic for the 2-bit comparator.  The first term is using ~A1 when it should be ~B1.

0 Kudos
Anonymous
Not applicable
1,792 Views
Can you please rephrase and explain what you said?
0 Kudos
sstrell
Honored Contributor III
1,789 Views

Not sure how to rephrase it any clearer.  Your Equal logic assignment should be:

assign Equal = (~A1)&(~A0)&(~B1)&(~B0)....etc.

0 Kudos
Anonymous
Not applicable
1,760 Views

I made correction in code as you said and now more output are correct but 2-3 are wrong still.

Please Guide me.

0 Kudos
Reply