Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Avisos
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discusiones

How to rectify This error?

Anonymous
No aplicable
1.889 Vistas

I am designing 4-bit comparator using 2-bit comparator and made a circuit .

After running RTL stimulation Error occurs.

I don't know why this error occurs as most of the output is correct but few are wrong.

I attached the screenshot of 2-bit comparator  code and the circuit diagram of 4-bit if you find something wrong then please guide me regarding that issue.

0 kudos
4 Respuestas
sstrell
Colaborador Distinguido III
1.880 Vistas

You have a typo in your equals logic for the 2-bit comparator.  The first term is using ~A1 when it should be ~B1.

Anonymous
No aplicable
1.870 Vistas
Can you please rephrase and explain what you said?
sstrell
Colaborador Distinguido III
1.867 Vistas

Not sure how to rephrase it any clearer.  Your Equal logic assignment should be:

assign Equal = (~A1)&(~A0)&(~B1)&(~B0)....etc.

Anonymous
No aplicable
1.838 Vistas

I made correction in code as you said and now more output are correct but 2-3 are wrong still.

Please Guide me.

Responder