Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
Error (12006): Node instance "inst" instantiates undefined entity "Lab_9_SevSegV2". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP.
Hi Sean Burke,
Good day.
You are getting this error because you didn't set your own library, yet.
Go to assignment -> Settings -> Library (Category Field) -> Add your library path, then apply it.
Let me know if this has helped resolve the issue you are facing or if you need any further assistance.
Thank you.
Really should create a new post, but without seeing the code where these instantiations are done, it's hard to tell what's wrong. Assuming you have divisor.vhd and PWM.vhd in that library location.
