Re: Instantiating VHDL entities into a Verilog top level - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Instantiating VHDL entities into a Verilog top level

1,101 Views

I would like to instantiate some VHDL entities into A Verilog top level.

Any ides on how to do this?

Link Copied

2 Replies

403 Views

You don't have to do anything special. Just map the ports in your Verilog instantiation as usual.

Copy link

403 Views

Thanks, that did it.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.