Instantiating VHDL entities into a Verilog top level - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Instantiating VHDL entities into a Verilog top level

1,395 次查看

I would like to instantiate some VHDL entities into A Verilog top level.

Any ides on how to do this?

链接已复制

2 回复数

697 次查看

You don't have to do anything special. Just map the ports in your Verilog instantiation as usual.

复制链接

697 次查看

Thanks, that did it.

复制链接

周一至周五提供社区支持。请单击此处查看其他联系方式。

英特尔不会验证所有解决方案，包括但不限于该社区中可能出现的任何文件传输。对此，英特尔不做任何明确或隐含的担保，包括但不限于对适销性、适用于特定用途和非侵权的隐含担保，以及由履约习惯、交易习惯和贸易惯例引起的任何担保。

关于编译器优化的更多完整信息，请参阅我们的优化通知.