Is the INIT_DONE output supported in CycloneV? If so, what is the process to enable it in Quartus 17.1? - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Is the INIT_DONE output supported in CycloneV? If so, what is the process to enable it in Quartus 17.1?

1,098 Views

Link Copied

1 Reply

347 Views

Hi,

In your Quartus project design, Assignment -->Device --> Device & Pin option --> General tab , you can select the option to enable the INIT_DONE pin.

Regards,

Nooraini

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.