Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Is the INIT_DONE output supported in CycloneV? If so, what is the process to enable it in Quartus 17.1?

CPhil1
Beginner
‎09-06-2018 02:32 PM
1,480 Views
 
0 Kudos

Link Copied

1 Reply
Nooraini_Y_Intel
Employee
‎09-07-2018 01:48 AM
729 Views

Hi,

 

In your Quartus project design, Assignment -->Device --> Device & Pin option --> General tab , you can select the option to enable the INIT_DONE pin.

init_done.png

 

Regards,

Nooraini

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.