Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15556 Discussions

Is the INIT_DONE output supported in CycloneV? If so, what is the process to enable it in Quartus 17.1?

CPhil1
Beginner
864 Views
0 Kudos
1 Reply
Nooraini_Y_Intel
Employee
113 Views

Hi,

 

In your Quartus project design, Assignment -->Device --> Device & Pin option --> General tab , you can select the option to enable the INIT_DONE pin.

init_done.png

 

Regards,

Nooraini

Reply