Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

May I put a structural model inside the process

Hsidd4
Beginner
623 Views

Hello everyone,

 

I have bunch of concurrent statement in different structure module and I need to run them in a sequence. Is there a way to do it.

 

Like I have multiple instantiation of different module. Most of them consist concurrent statement. I want these module to run one by one. I am using VHDL ( It solution should be implementable on FPGA )

0 Kudos
1 Reply
sstrell
Honored Contributor III
578 Views

It's not clear what you're looking for. Can you post some code?

 

The closest I can guess from your description is the use of the generate command to control the instantiation of entities.

 

#iwork4intel

0 Kudos
Reply