Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15339 Discussions

What does set_clock_groups -asynchronous -group {clk1} do when there is no other group listed?

JArnw
Beginner
193 Views

I see a constraint set_clock_groups -asynchronous -group {clk1}

 

no other clock group in the statement. What is this constraint actually doing?

0 Kudos
1 Reply
sstrell
Honored Contributor III
138 Views

It means that all cross-domain paths to and from anything clocked by clk1 are cut and not analyzed by the timing analyzer. Basically the clock domain is isolated from all other clock domains in the design.

 

#iwork4intel

Reply