- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
Hi guys, I am new to fpga development and I have a question regarding qsys 18.1 ip generation.
When using qsys 17 the function "qsys-generate" works great. However, qsys 18's "qsys-generate" is not enough. The pnr process fails because no ip files were generated. How can I use cli to generate all needed files from a .qsys file?
Thank you guys!
링크가 복사됨
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
This seems to be a bugs to me, can you attached your qsys files for us to have a look? Attached two qsys files, one is 17 and another is 18.1
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
Thank you for answering.
unfortunately I can't upload the qsys file since it is company property.
However the qsys is very simple and only has 1 ip core so I don't think this is case specific.
p.s. Do you know how to generate a _hw.tcl file in quartus 14.0 from a .qsys file using linux cli?
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
We can sign up an NDA and we can work offline on this. You may check your email for details.
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
As I said before, the qsys is very simple and only has the i2c ip core. So I think we don't need an NDA I just can't upload the qsys.
Could you please explain the normal way to generate the required ip cores from a qsys file?
Thank you again.
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
Just go to platform designer to create the i2C ip cores, I will attached the design.qar here. Let me know the steps that you had used where your pnr process failed.
