Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 讨论

Quartus Prime Lite with NIOS2 Generates Time Limited SOF File

JanFranken
新手
4,833 次查看

Good day,

 

I am using Quartus Prime Lite 20.1.1.

 

When I compile with a NIOS2 in my design it generates a Time Limited .sof output file.

 

I checked the Asembler -> Encrypted Core Cores Summary and it only has the Nios II Embedded Processor Encrypted output (OpenCore Plus) and the Signal Tap (Licensed) listed.

 

Changing the Intel FPGA Evaluation Mode setting between enabled/disabled does not make a difference.

 

Why does my Quartus Prime Lite Edition generate a Time Limited SOF file?

 

Thanks.

0 项奖励
1 解答
JanFranken
新手
4,808 次查看

Thank you very much!

在原帖中查看解决方案

0 项奖励
10 回复数
sstrell
名誉分销商 III
4,822 次查看

As you state, you are using a Nios processor.  If you're using the f (fast) version, it requires a license, so your .sof is time-limited.

 

https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/licensing.html#1_license_key_required_

0 项奖励
JanFranken
新手
4,809 次查看

Thank you very much!

0 项奖励
Nurina
员工
4,795 次查看

Hi,

Did the previous comment help? 

Nurina

0 项奖励
JanFranken
新手
4,779 次查看

Hi Nurina, yes I changed to NIOS 2 e and now it works thanks.

0 项奖励
James_B
新分销商 II
4,793 次查看

Nios has a tiered pricing / feature structure: 

1. Nios II/e - free

2. Nios II/f - non-free, can be purchased here 

Nios II/f is needed if you want embedded single cycle multiplier and memory management unit (MMU) for running Linux. 

0 项奖励
JanFranken
新手
4,779 次查看
0 项奖励
PShar32
新分销商 I
4,497 次查看

Hi, ..

 

 I am using Quartus rime lite... And I have intel university program license... "my design uses three NIOS II fast core, and HPS in cyclone v FPGA" But when i compile  I get error regarding limited time of use.. !:

"Error (210039): File F:/micro_pmu_structure_01/output_files/micro_pmu_daq_time_limited.sof contains one or more time-limited mega functions that support the Intel FPGA IP Evaluation Mode feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details."

I don't know why it appears like that. ! please help me.. ! my design is ready and i want to deploy in field..?

 

 

 

regards

-------

Pratik

 

0 项奖励
sstrell
名誉分销商 III
4,457 次查看

Not sure why you're responding to this old solved thread, but as stated, the f core requires licensing as mentioned earlier.

0 项奖励
JanFranken
新手
4,457 次查看

Hi Pratik,

 

Did you try to change your NIOS II/f (fast) to NIOS II/e (economic) as mentioned above?

 

Best Regards,

Jan.

 

 

 

0 项奖励
PShar32
新分销商 I
4,333 次查看

I Think it doesn't matter I have a license for NIOS II IP core.  When I use only NIOS II fast core it does not give any error. 

I might need a Licensed version of Quartus Prime software (standard version) getting rid of that king of error.  and be able to generate general .sof file (not time_limited .sof file).

 

 

regards

---------

Pratik Sharma

0 项奖励
回复