Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

RSKM file in Timing Analyser

UMall1
New Contributor I
740 Views

My RSKM file contains the following note: No dedicated SERDES Receiver circuitry present in device or used in design.

 

I am using 2 SERDES receivers - made using the Quartus Mega-function tool. Why do they not show up.

0 Kudos
1 Reply
sstrell
Honored Contributor III
725 Views

Which device?  Which exact IP and what are your settings?  RSKM analysis only works with ALTLVDS_RX using the hard SERDES in non-DPA mode.

0 Kudos
Reply