Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Use TCL commands to remove a file assignment in a project

Altera_Forum
Honored Contributor II
1,721 Views

I'd like to know how I could use TCL to remove a file assignment from the project. For example. I have top level file assignments that are set by a top level TCL like this. 

 

set_global_assignment -name VHDL_FILE file1.vhd 

set_global_assignment -name VHDL_FILE file2.vhd 

set_global_assignment -name VHDL_FILE file3.vhd 

set_global_assignment -name VHDL_FILE file4.vhd 

 

How do I remove file3.vhd with a TCL command for instance. There is a -remove option in the set_global_assignment which does not work. There is also a remove_all_global_assignments, but that would remove all the files. I only want to remove one file. Thanks.
0 Kudos
0 Replies
Reply