Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15339 Discussions

Warning(16226): One or more registers failed to be packed into a DSP bank ...

SShiv1
Beginner
1,071 Views

could you please send me the updated template as early as possible.

0 Kudos
2 Replies
Nooraini_Y_Intel
Employee
153 Views

Hi,

 

Is this thread is the same issue/request as in the following thread link? If this is the not same thread, please of provide details/steps on this issue(error) replication.

https://forums.intel.com/s/question/0D50P0000476TgTSAU/adder-is-not-packed-into-a-dsp-block-in-1st28...

 

Regards,

Nooraini

CheePin_C_Intel
Employee
153 Views

​Hi,

 

I believe this register packing issue is due to the same reason as the forum:

 

https://forums.intel.com/s/question/0D50P0000476TgTSAU/adder-is-not-packed-into-a-dsp-block-in-1st28...

 

You may refer to the above forum ie to use Native DSP IP or the S10 DSP template to pack the register into DSP bank.

 

Thank you very much.

 

Chee Pin

Reply