Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15322 Discussions

can't place multiple pins assigned to pin location

CWarr1
Beginner
974 Views

I understand from other posts that the root cause of this error is that the pin in question has already been assigned by QSYS.

My question is: why are pins allocated in QSYS not marked as 'used' in the Pin Planner or the Assignment Editor ?

Thanks

0 Kudos
1 Reply
sstrell
Honored Contributor III
104 Views

Without seeing the actual message or your design, it's impossible to figure out what's going on here. Qsys (now called Platform Designer) does not allocate or assign I/O pins. Perhaps you mean that the Fitter selects I/O locations during compilation. However, the locations selected by the Fitter are not user assignments so they are not "locked" into place.

Reply