Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16597 Discussions

can't place multiple pins assigned to pin location

CWarr1
Beginner
‎12-19-2018 09:18 AM
1,167 Views

I understand from other posts that the root cause of this error is that the pin in question has already been assigned by QSYS.

My question is: why are pins allocated in QSYS not marked as 'used' in the Pin Planner or the Assignment Editor ?

Thanks

0 Kudos

Link Copied

1 Reply
sstrell
Honored Contributor III
‎12-19-2018 08:50 PM
297 Views

Without seeing the actual message or your design, it's impossible to figure out what's going on here. Qsys (now called Platform Designer) does not allocate or assign I/O pins. Perhaps you mean that the Fitter selects I/O locations during compilation. However, the locations selected by the Fitter are not user assignments so they are not "locked" into place.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.