Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17259 討論

create clock on combo logic output

mvkk
初學者
1,408 檢視

Hi,

I need to create clock definition on  combo logic output. What is the way to do clock definition?

 

I tried to add LCELL on the combo gate output and tried creating clock on LCELL.out pin. However, this did not work.

Can you please help with some way to define clock on combo logic output?

 

Thanks for your help!!

 

0 積分
5 回應
FvM
榮譽貢獻者 II
1,380 檢視

Hello,
although it's generally bad design practice and typically causes problems in timing closure, it's basically possible to feed a register clock port from a LCELL output. It's however not possible to feed e.g. a PLL input. What are you exactly trying to achieve?

 

Regards

Frank

AqidAyman_Intel
1,352 檢視

Hi,


Appreciate your effort to reaching out to Intel FPGA Community.


Can you also share what device are you targeting?


Regards,

Aqid


mvkk
初學者
1,345 檢視

Hi

I am using Arria 10, 10AS066H2F34.

 

Creating a clock on LCELL instance output did not work for me.

 

Thanks

Kishor

AqidAyman_Intel
1,281 檢視

Hi Kishor,


Have you check on the documentation regarding the clocking mode in Arria 10? You can refer link below:

https://www.intel.com/content/www/us/en/docs/programmable/683461/current/embedded-memory-clocking-modes.html


Regards,

Aqid


AqidAyman_Intel
1,215 檢視

As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


回覆