Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15322 Discussions

default signal assignments

Altera_Forum
Honored Contributor II
920 Views

Hi, 

 

I would like to ask if default signal assignments have any meaning in clocked processes. In non-clocked it is an easy way to avoid latches, but in clocked processes can they be useful without adding extra circuit? 

will altera synthesizer behave differently between a) default signal assignment and b) using if then else for all signals ? I talk always about clocked processes 

 

Thanks
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
86 Views

It should give the same logic.  

Its quite normal to provide a default value in a state machine for example, where the change in value is only assigned in specific states.
Reply