Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15539 Discussions

more io pins than in a device

mahender
Novice
342 Views

Hi, i am using quartus prime pro and compiling the one of the intel's ip.It is showing more io pins than in the device.but i want to compile it to see the resource utilization. In the final design this is not the top level module.please help me how to do full compilation without worrying of io pins.in vivado we have synthesis settings to overcome this problem.

 

Thanks in advance...!

0 Kudos
1 Solution
sstrell
Honored Contributor III
315 Views

What IP?  Where are you seeing an issue?  More details needed.

You can use virtual pin assignments in the Assignment Editor to temporarily place I/O before assigning them to a physical pin.

View solution in original post

2 Replies
sstrell
Honored Contributor III
316 Views

What IP?  Where are you seeing an issue?  More details needed.

You can use virtual pin assignments in the Assignment Editor to temporarily place I/O before assigning them to a physical pin.

mahender
Novice
208 Views

Hii @sstrell ,

                       how can i remove default coduit(call,busy) interface in intel hls.We have ap control none option in vivado hls.how do i do in intel hls.

please help me how to do this.

Thanks in advance...!

Reply