Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I am currently working on designing a straightforward VHDL test for an Agilex 7 m-series FPGA and have encountered a hurdle. Specifically, I am in the process of creating a Reset Release IP code snippet and have been experiencing difficulty in determining the correct approach. I've made attempts to work with the code demonstrated in the RRIP video, but I'm unsure about the IP's internal declarations. I've attached my code along with the errors I've encountered. Your assistance in this matter would be greatly appreciated.
