Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17259 Discussions

stopwatch clock code error

Altera_Forum
Honored Contributor II
‎12-31-2012 09:28 PM
1,576 Views

hii 

 

i am facing errors in generating vhdl code for stopwatch in Quartus2 12.1 version. 

 

please check the attached file and guide me. 

 

i want that file to be implemented on altera de1 board. 

 

regards.
Preview file
3 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-02-2013 08:33 PM
907 Views

Hi, 

I copied the text in a new Textfile (VHDL) and ran a compilation.. Just getting some warnings as I did not defined a device / Pinout /... but no error... 

Which is the exact error you are facing? 

(I assume the filename is arg.vhd as you named the entitiy contained as arg. In case your file is saved as stopwatch.vhd, you have to Change arg to stopwatch in lines 5 and 36..) 

 

HTH
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.