Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

10M16SCU169I7G FPGA open drain ouput pin configuration electrical characteristics

NBK
Beginner
‎04-05-2023 06:38 AM
818 Views

Hello,

where can i find electrical characteristics of open drain ouput pin configuration for FPGA 10M16SCU169I7G? I need to know maximum pull-up voltage that we can apply externally to the configured open drain output pin and its VOLmax specifications.

Thanking you in advance. 

0 Kudos

Link Copied

2 Replies
lixy
Employee
‎04-07-2023 02:51 AM
777 Views

Hi,


Generally the external pull-up Voltage connected to Open Drain I/O should not be higher than I/O bank's I/O standard voltage.


Thanks & Regards,

Xiaoyan


0 Kudos
Copy link
lixy
Employee
‎04-10-2023 11:24 PM
731 Views

Hi,


I wonder if you have any further questions. If not, I will go ahead and mark this issue as resolved.


Additionally, we would greatly appreciate it if you could take a moment to fill out our survey. Your feedback is valuable to us and helps us improve our support quality.

Thank you for your time and cooperation.


Best regards,

Xiaoyan


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.