Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Ankündigungen
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Diskussionen

10M16SCU169I7G FPGA open drain ouput pin configuration electrical characteristics

NBK
Einsteiger
823Aufrufe

Hello,

where can i find electrical characteristics of open drain ouput pin configuration for FPGA 10M16SCU169I7G? I need to know maximum pull-up voltage that we can apply externally to the configured open drain output pin and its VOLmax specifications.

Thanking you in advance. 

0 Kudos
2 Antworten
lixy
Mitarbeiter
782Aufrufe

Hi,


Generally the external pull-up Voltage connected to Open Drain I/O should not be higher than I/O bank's I/O standard voltage.


Thanks & Regards,

Xiaoyan


lixy
Mitarbeiter
736Aufrufe

Hi,


I wonder if you have any further questions. If not, I will go ahead and mark this issue as resolved.


Additionally, we would greatly appreciate it if you could take a moment to fill out our survey. Your feedback is valuable to us and helps us improve our support quality.

Thank you for your time and cooperation.


Best regards,

Xiaoyan


Antworten