Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

A10 DSP Core Timing Error

Altera_Forum
Honored Contributor II
‎08-23-2015 02:02 AM
1,500 Views

Hi All, 

 

I have a problem about Arria10 Chip MPDSP Core in my design. A path from register to MPDSP's ax[30] pin timing violate, 

Then I used TimeQuest Timing Analyzer report this path and found that MPDSP's ax[30] pin setup time(uTsu)=2.955 ns. 

Why this uTsu so long ? 

The Timing analysis as post picture! 

 

pofeng1885 

shenh@innorise.cn
Preview file
21 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-21-2015 08:16 AM
774 Views

Hi, 

Can you locate the ax[30], or the path including launched from ax[30] in Technology map viewer? 

You can do right-click on the cell of the Time Quest table, and select the Locate-path -> Technology map viewer. 

I would like to know what resources is the path mapped to on the chip. 

 

Mickycat
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.