Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

About Soft CDR

晓赵
Beginner
‎08-03-2018 02:05 PM
1,714 Views

Hi there,

I am trying to recover a serial data stream of 100M, which is transmitted form another board , so i have to ​recover the clock from data stream . I know that XILINX has this kind of ip . Dose altera any thing like this?(my board is C VI E)

thanks

0 Kudos

Link Copied

1 Reply
Vicky1
Employee
‎08-07-2018 08:25 AM
669 Views

Hi,

I could not understand, which board are you using?

Varies transceivers are available for different FPGA families & that can be configured to perform Clock and Data Recovery, refer the old thread for the reference,

https://forums.intel.com/s/question/0D50P00003yyS5fSAE/clock-data-recovery

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

Best Regards

Vikas Jathar 

(This message was posted on behalf of Intel Corporation)

 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.