About problem with using EMAC splitter and GMII_TO_RGMII

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

About problem with using EMAC splitter and GMII_TO_RGMII

1,120 Views

Hello,

I am newer.

One of EMAC in HPS is being used by the construction with the pin of FPGA.

The design of the hardware is reference of the following site.

(https://rocketboards.org/foswiki/view/projects/cyclonevrgmiiexampledesign)

When I tried to do ping test by using WindowsPC, I confirmed it worked fine in 10Mbps(Full/Half), 1000Mbps.

But It failed only at 100Mbs.

So I have investigated now, and I did following procedure,

Set the ctrl register of System Manager(0xFFD08060) to “1” (RGMII).

It works fine. It passes ping test at 10Mbps, 100Mbps and 1000Mbps.

But I do not understand why?

I think that EMAC may be connected to GMII_TO_RGMII IP package.

So the value of ctrl register of System Manager(0xFFD08060) shall be “0”(GMII).

Please tell me why?

Best Regards,

H.Wada

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.