Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Any FPGA doc with pin overview on package?

MoZdk
New Contributor I
1,356 Views

When doing FPGA pin placement it is useful to have an image with overview of available pins on the package, to use pins in a way that reduce PCB routing.  An example for is shown below for a non-Intel FPGA.

However, I have been unable to find a similar pin image overview of for example a Cyclone V FPGA device.

Is there any Intel FPGA documentation that gives an overview of the pins on the package on for example a Cyclone V FPGA device ?

Thanks in advance.

 

Image below shown pin location for a non-Intel FPGA.

Pinout_on_package.png

0 Kudos
3 Replies
sstrell
Honored Contributor III
1,341 Views

The Pin Planner tool from the Assignments menu in Quartus shows this exact view for performing pin placement and creating other I/O-related assignments.

MoZdk
New Contributor I
1,327 Views

Thanks, that is definitely usable for specific projects.

Was able to get this nice picture, for reference:

Cyclone V Pin Planner - F484 - 5CEFA4F23I7.png

0 Kudos
NurAiman_M_Intel
Employee
1,325 Views

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.”


Reply