Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

Arria 10: 32 bit + 32 bit using one DSP possible?

FPGAOLOG
New Contributor I
507 Views

Can I configure one Arria 10 DSP to add two 32 bit numbers?

0 Kudos
1 Solution
SengKok_L_Intel
Moderator
478 Views

Hi,


No, the DSP block is unable to operate for just adding two 32 bits.


Please refer to section 3 for the DSP block operation mode:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_nfp_dsp.pdf


Regards -SK


View solution in original post

0 Kudos
3 Replies
SengKok_L_Intel
Moderator
479 Views

Hi,


No, the DSP block is unable to operate for just adding two 32 bits.


Please refer to section 3 for the DSP block operation mode:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_nfp_dsp.pdf


Regards -SK


0 Kudos
FPGAOLOG
New Contributor I
470 Views

It looks like if I use m18x18plus36 mode, and chain in; DSP can add 36 bit to 64 bit. The question is if I can connect chain in port to ALM logic.

Here is the instantiation that works in simulation.

dsp_18x18Plus36pluschain u44 (
.accumulate(1'h0), // accumulate.accumulate
.aclr(3'h0), // aclr.aclr
.ax(18'h0_0001), // ax.ax
.ay(18'h0_0002), // ay.ay
.bx(18'h0_2000), // bx.bx
.by(18'h0_0600), // by.by
.chainin(64'h0001_0002_0003_0040), // chainin.chainin
.chainout(), // chainout.chainout
.clk({3{mod_clk}}), // clk.clk
.ena(1'h1), // ena.ena
.loadconst(1'h0), // loadconst.loadconst
.negate(1'h0), // negate.negate
.resulta(), // resulta.resulta
.sub(1'h0) // sub.sub
);

0 Kudos
SengKok_L_Intel
Moderator
451 Views

If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


0 Kudos
Reply