Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19335 Discussions

DDR3SDRAM IP-Core generate error

Altera_Forum
Honored Contributor II
840 Views

hello everyone. 

 

I am trying to regenerate DDR3-IP core. 

I once created the system. 

 

when I press generate button, the process begins. 

but the process would never be finished. 

like attached file, I see three lines of comment from the software. 

and waiting for like 10 hours, it never be changed. 

 

I tried to do that two of my computers and also I installed new Windows7 in virtualbox, but nothing changed. 

 

has anyone met same situation? have you fixed the problem? 

could you tell me how? 

 

thank you. 

 

OS:Windows10 64bit / Windows7 64bit 

Quartus: QuartusII ver 13.0sp1 / 13.1
0 Kudos
0 Replies
Reply