Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Decrease configuration time

Altera_Forum
Honored Contributor II
‎06-17-2013 04:47 PM
1,113 Views

Hi all, I have a Cyclone III LS set for Standard AS configuration (MSEL[3:0] = 0010) using an EPCS64 to store the config file.  

 

I'd rather not make a PCB change, so the MSEL pins will probably have to stay as they are. 

 

I'm looking to make the FPGA configuration time as short as I possibly can. 

 

I enabled "Generate compressed bitstreams" in Device and Pin Options. I also turned on compression when converting the .sof to a .jic. 

 

Is there anything else I can do to minimize the time? 

 

 

Thanks!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-22-2013 08:04 PM
451 Views

Use 40 MHz Internal Oscillator.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.